期刊文献+

基于部分向量复用和变游程编码的二级SoC测试压缩 预览

Two level core test compression based on partial test vector reuse and VRL coding
在线阅读 下载PDF
分享 导出
摘要 提出了一种适用于基于核的SoC测试数据压缩的新方法,先将不同待测核对应的测试集中的测试向量部分重叠起来,形成一个重叠向量,对这个重叠向量进行变游程编码(VRL),以进一步压缩测试向量。由于测试应用时间与重叠向量的长度成正比,而重叠向量的长度要远小于原始测试向量的长度总和,从而减少了测试时间。变游程编码最大化了压缩效率。实验结果表明,与已有的算法相比,该方法减少了测试应用的时间,提高了数据的压缩率。 A new scheme for core based System-on-a-Chip (SoC) test compression was presented. All the test vectors belonging to distinct test sets were partially overlapped to form overlapped vectors as short as possible. Variable-Run-Length (VRL) coding was utilized to further compress the result overlapped test vectors, Due to the fact that test application time is proportional to the length of the overlapped vector, except that the length of the overlapped vector is far smaller than the sum of the length of the original individual test vectors, minimal test application time can be obtained. Compression ratio was maximized through VRL coding. Experimental results indicate that the proposed method achieves reduced test application time and significant compression rate in comparison with the existing methods.
作者 邵晶波 马光胜 张瑞雪 SHAO Jing-bo, MA Guang-sheng, ZHANG Rui-xue(1. College of Computer Science & Technology, Harbin Engineering University, Harbin Helongjiang 150001, China; 2. Department of Computer, Harbin High Financial College, Harbin Helongjiag 150040, China)
出处 《计算机应用》 CSCD 北大核心 2008年第3期 776-778,共3页 journal of Computer Applications
基金 国家自然科学基金资助项目(60273081).
关键词 部分向量复用 变游程编码 重叠向量 partial test vector reuse Variable-Run-Length (VRL) coding overlapped test vector
作者简介 (ttsmonica@yahoo.com.on)邵晶波(1979-),女,黑龙江人,博士研究生,主要研究方向:VLSI验证与测试; 马光胜(1944-),男,山东招远人,教授,博士生导师,主要研究方向:计算机辅助设计、电子设计自动化; 张瑞雪(1978-),女,黑龙江人,讲师,硕士,主要研究方向:计算机视觉与听觉。
  • 相关文献

参考文献13

二级参考文献90

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:23
  • 2[1]M Abramovici, M Breuer, A Friedman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990 被引量:1
  • 3[2]K-T Chen, C-J Lin. Timing driven test point insertion for full-scan and partial-scan BIST. The IEEE Int'l Test Conf, Washington, D C, 1995 被引量:1
  • 4[3]Y Savaria, M Yousef, B Kaminska .et al.. Automatic test point insertion for pseudo-random testing. The Int'l Symp on Circuits and Systems, 1991. http://ieeexplore.ieee.org/Xplore/DynWel.jsp 被引量:1
  • 5[4]M J Y Williams, J B Angell. Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Trans on Computers, 1973, C-22(1): 46~60 被引量:1
  • 6[5]K Chakrabarty, B T Murray, V Iyengar. Built-in test pattern generation for high-performance circuits using twisted-ring counters. The 17th IEEE VLSI Test Symp, Dana Point, CA, 1999 被引量:1
  • 7[6]K Chakrabarty, S Swaminathan. Built-in self testing of high-performance circuits using twisted-ring counters. The 2000 IEEE Int'l Symp on Circuits and Systems, 2000. http://ieeexplore.ieee.org/Xplore/DynWel.jsp 被引量:1
  • 8[7]C Dufaza, G Cambon. LFSR based deterministic and pseudo-random test pattern generator structures. European Test Conference, Munich, 1991 被引量:1
  • 9[8]S Hellebrand, J Rajski, S Tarnick .et al.. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans on Computers, 1995, 44(2): 223~233 被引量:1
  • 10[9]S Hellebrand, B Reeb, S Tarnick .et al.. Pattern generation for a deterministic BIST scheme. IEEE/ACM Int'l Conf on CAD-95, San Jose, CA, 1995 被引量:1

共引文献163

投稿分析

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部 意见反馈