期刊文献+

用扫描链重构来提高EFDR编码的测试压缩率和降低测试功耗 预览 被引量:1

Improve Test Compression Ratio and Reduce Test Power of EFDR Codes by Scan Chain Reconfiguration
在线阅读 下载PDF
分享 导出
摘要 为了解决系统芯片测试中日益增长的测试数据和测试功耗的问题,提出一种不影响芯片正常逻辑功能的扫描链重构算法——Run Reduced—Reconfiguration(3R).该算法针对扩展频率导向游程(EFDR)编码来重排序扫描链和调整扫描单元极性,重新组织测试数据,减少了游程的数量,从而大大提高了EFDR编码的测试压缩率并降低测试功耗;分析了扫描链调整对布线长度带来的影响后,给出了权衡压缩率和布线长度的解决方案.在ISCAS89基准电路上的实验结果表明,使用3R算法后,测试压缩率提高了52%,测试移位功耗降低了53%. The increasing test data volume on-a-chip. This paper proposes a scan and test power are two major problems in testing system chain reconfiguration algorithm named Run-Reduced Reconfiguration (3R) . Without impacting normal functions of the chip, the 3R algorithm reconfigures scan chains by reordering chains and adjusting cells' polarities to reduce the number of runs in order to improve test compression ratio and reduce test power. Also, the paper discusses the trade off between compression ratio and scan chain wire length. The experimental results show that after executing 3R algorithm the compression ratio is improved by 52% and the scan power is reduced by 53%.
作者 方昊 宋晓笛 程旭 Fang Hao, Song Xiaodi, Cheng Xu (Department of Computer Science and Technology, Peking University, Beijing 100871; Microprocessor Research & Development Center, Peking University, Beijing 100871)
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第9期 1290-1297,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家“八六三”高技术研究发展计划(2006AA010202).
关键词 测试数据压缩 测试功耗 游程编码 扫描链排序 test data compression test power run-length codes scan chain reordering
作者简介 fanghao@mprc.pku.edu.cn 方昊,男,1981年生,博士研究生,主要研究方向为数字电路的可测性设计、时序优化和分析、时钟树调度和生成. 宋晓笛,男,1979年生,硕士,主要研究方向为软硬件协同设计、数字信号处理和多核系统芯片(songxiaodi@mprc.pku.edu.en). 程旭,男,1967年生,博士,教授,博士生导师,CCF高级会员,主要研究方向为高性能微处理器、系统芯片、嵌入式系统、指令级并行、优化编译、软硬件协同设计等(chengxu@mprc.pku.edu.cn).
  • 相关文献

参考文献17

  • 1Butler K M. Estimating the economic benefits of DFT [J]. IEEE Design & Test of Computers, 1999, 16(1): 71-79. 被引量:1
  • 2Jas A, Touba N A. Test vector decompression via cyclical scan chains and its application to testing core based designs [ C ]//Proceedings of International Test Conference, Washington D C, 1998:458-464. 被引量:1
  • 3Chandra A, Chakrabarty K. System on a chip test-data compression and decompression architectures based on Golomb codes[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20 (3):355-368. 被引量:1
  • 4Chandra A, Chakrabarty K. Frequency directed run-length (FDR) codes with application to system-on-a-chip test data compression [C]//Proceedings of the 19th IEEE Proceedings on VLSI Test Symposium, Marina Del Rey, 2001: 42-47. 被引量:1
  • 5Chandra A, Chakrabarty K. Test data compression and test resource partitioning for system-on-a-chip using frequencydirected run length (FDR) codes [J]. IEEE Transactions on Computers, 2003, 52(8): 1076-1088. 被引量:1
  • 6Gonciari P T, Al-Hashimi B M, Nicolici N. Improving compression ratio, area overhead, and test application time for system-on-a- chip test data compression/decompression [C] //Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, 2002:604-611. 被引量:1
  • 7Girl C, Rao B M, Chattopadhyay S. Test data compression by split VIHC ( SVIHC ) [C] //Proceedings of the International Applications Conference on Computing: Theory and Kolkata, 2007:146-150. 被引量:1
  • 8El-Maleh A H, AI Abaji R H. Extended frequency-directed run -length code with improved application to system on-a-chip test data compression [C]//Proceedings of International Conference on Electronics, Circuits and Systems, Dubrovnik, 2002:449-452. 被引量:1
  • 9Chandra A, Chakraloarty K. Reduction of SOC test data volume, scan power and testing time using alternating run length codes [C]//Proceedings of the 39th Conference on Design Automation, New Orleans, 2002:673-678. 被引量:1
  • 10韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:23

二级参考文献32

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:23
  • 2A Jas,J Ghosh-Dastidar,N A Touba.Scan vector compression/decompression using statistical coding[A].Proceeding of 17th IEEE VLSI Test Symposium[C].Dana Point,California,USA,1999.114-120. 被引量:1
  • 3A Chandra,K Chakrabarty.System-on-a-Chip test data compression and decompression architectures based on Golomb codes[J].IEEE Trans.on CAD of Integrated Circuits and System,2001,20(3):355-368. 被引量:1
  • 4A Chandra,K Chakrabarty.Frequency-directed run length (FDR) codes with application to system-on-a-chip test data compression[A].Proceeding of 20th IEEE VLSI Test Symposium[C].Marina Del Rey,California,USA,2001.42-47. 被引量:1
  • 5A Chandra,K Chakrabarty.Reduction of SOC test data volume,scan power and testing time using alternating run-length codes[A].Proceeding of IEEE/ACM,Design Automation Conference[C].New Orleans,Louisiana,USA,2002.673-678. 被引量:1
  • 6A Chandra,K Chakrabarty.How effective are compression codes for reducing test data volume[A]?Proceeding of VLSI Test Symposium[C].Monterey,California,USA,2002.91-96. 被引量:1
  • 7L Li,K Chakrabarty.Test data compression using dictionaries and fixed-length indices[A].Proceeding of IEEE VLSI Test Symposium[C].Napa Valley,California,USA,2003.219-224. 被引量:1
  • 8Yinhe Han,Yongjun Xu,Xiaowei Li.Co-optimization for test data compression and testing power based On variable-tail code[A].Proceeding of 5th International Conference on ASIC[C].Beijing,P R China,2003.105-108. 被引量:1
  • 9Yinhe Han,Yongjun Xu,Huawei Li,Xiaowei Li,A.Chandra.test resource partitioning based on efficient response compaction for test time and tester channels reduction [A].Proceeding of Asian Test Symposium[C].Xi'an,ShanXi,P R China,2003.440-445. 被引量:1
  • 10K Miyase,S Kajihara,I Pomeranz,M Reddy.Don't-care identification on specific bits of test patterns[A].Proceeding of International Conference on Computer Design[C].Freiburg,im Breisgau,Germany,2002.194-199. 被引量:1

共引文献92

同被引文献16

  • 1王伟,韩银和,胡瑜,李晓维,张佑生.一种有效的低功耗扫描测试结构——PowerCut[J].计算机研究与发展,2007,44(3):473-478. 被引量:10
  • 2Girard P.Survey of low-power testing of VLSI circuits[J].IEEE Design & Test of Computers,2002,19(3):80-90. 被引量:1
  • 3Xu J,Li X K.Efficient physical design methodology for reducing test power dissipation of scan-based designs[C] //Proceedings of IEEE International Conference on Networking,Architecture,and Storage,Zhang Jia Jie,2009:365-370. 被引量:1
  • 4Rosinger P M,AL-Hashimi B M,Nicolici N.Scan architecture for shift and capture cycle power reduction[C] //Proceedings of the 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems,Vancouver,2002:129-137. 被引量:1
  • 5Girard P,Landrault C,Pravossoudovitch S,et al.Reducing power consumption during test application by test vector ordering[C] //Proceedings of the IEEE International Symposium on Circuit and System,Monterey,1998:296-299. 被引量:1
  • 6Shah M.Efficient scan-based BIST scheme for low power testing of VLSI chips[C] //Proceedings of International Symposium on Low Power Electronics and Design,Tegernsee,2006:376-381. 被引量:1
  • 7Bhunia S,Mahmoodi H,Ghosh D,et al,Low-power scan design using first-level supply gating[J].IEEE Transactions on Very Large Scale Integration Systems,2005,13(3):384-395. 被引量:1
  • 8Narendra S G,Chandrakasan A.Leakage in nanometer CMOS technologies[OL].[2009-11-02] http://web.cecs.pdx.edu/~siva/documents/TOC.pdf. 被引量:1
  • 9Jiang H L,Marek-Sadowska M,Nassif S R.Benefits and costs of power-gating technique[C] //Proceedings of IEEE International Conference on Computer Design:VLSI in Computers and Processors,San Jose,2005:559-566. 被引量:1
  • 10Shi K J,Li J S.A wakeup rush current and charge-up time analysis method for programmable power-gating designs[C] //Proceedings of IEEE International Conference on SoC,Hsin Chu,2007:163-165. 被引量:1

引证文献1

投稿分析

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部 意见反馈