期刊文献+

面向软模块的稳定固定边框布图规划算法 预览 被引量:3

A Stable Fixed-outline Floorplanning Algorithm for Soft Module
在线阅读 免费下载
收藏 分享 导出
摘要 该文提出一种稳定的面向软模块的固定边框布图规划算法。该算法基于正则波兰表达式(Normalized Polish Expression, NPE)表示,提出一种基于形状曲线相加和插值技术的计算 NPE 最优布图的方法,并运用模拟退火(Simulation Annealing, SA)算法搜索最优解。为了求得满足固定边框的布图解,提出一种基于删除后插入(Insertion After Delete, IAD)算子的后布图优化方法。对8个GSRC和MCNC电路的实验结果表明,所提出算法在1%空白面积率的边框约束下的布图成功率接近100%,在总线长上较已有文献有较大改进,且在求解速度上较同类基于SA的算法有较大优势。 A stable Fixed-Outline Floorplanning (FOF) algorithm for soft module is proposed in this paper. It takes the Normalized Polish Expression (NPE) as a floorplan solution, using the shape curve adding algorithm and the interpolation technique to compute the best floorplan of a NPE. The Simulated Annealing (SA) algorithm is used to search the solution space. A post-floorplanning optimization method based on the new Insertion After Delete (IAD) operator is adopted to optimize those SA floorplan solutions which fail to meet the fixed-outline constraints. The experimental results on eight GSRC and MCNC benchmarks show that the proposed algorithm can not only achieve a nearly 100%floorplanning success rate under fixed-outline constraints with 1%white space but can also obtain better total wirelength than previous works. Besides, the proposed algortihtm has a greater advantage in the runtime over the similar SA-based algorithms.
作者 杜世民 夏银水 储著飞 黄诚 杨润萍 Du Shi-min, Xia Yin-shui, Chu Zhu-fei, Huang Cheng, Yang Run-ping(Department of Information Science and Engineering, Ningbo University, Ningbo 315211, China College of Science & Technology, Ningbo University, Ningbo 315212, China)
出处 《电子与信息学报》 EI CSCD 北大核心 2014年第5期1258-1265,共8页 Journal of Electronics & Information Technology
基金 国家自然科学基金(61131001),浙江省自然科学基金重点(重大)项目(Z1090622),“十二五”浙江省高校重点学科一计算机应用技术,浙江省教育厅科研项目(Y201016754),宁波市自然科学基金(2013A610003)和宁波大学校级科研项目(XYL13002)资助课题
关键词 布图规划 固定边框 后布图优化 删除后插入算子 形状曲线相加 Floorplanning Fixed-outline Post-floorplanning optimization Insertion After Delete (IAD) operator Shape curve adding
作者简介 杜世民:男,1976年生,博士生,讲师,研究方向为集成电路设计自动化.通信作者:杜世民dushimin@nbu.edu.cn 夏银水:男,1963年生,研究员,博士生导师,研究方向为集成电路综合和优化、高信息密度集成电路. 储著飞:男,1986年生,博士生,研究方向为集成电路设计自动化.
  • 相关文献

参考文献17

  • 1徐宁,洪先龙,董社勤.BBL布局算法研究[J].计算机辅助设计与图形学学报,2004,16(9):1216-1219. 被引量:4
  • 2杜世民,夏银水,罗佐.基于切分结构的快速布图规划算法[J].计算机应用研究,2013,30(4):995-998. 被引量:1
  • 3Adya S N and Markov I L.Fixed-outline foorplanning:enabling hierarchical design[J].IEEE Transactions on Very Large Scale Integration(VLS1)Systems,2003,11(6):1120-1135. 被引量:1
  • 4Chen Song and Yosihmura Takeshi.A stable fixed-outline floorplanning methodiC].Proceedings of the 2007 International Symposium on Physical Design,Austin,Texas,USA,2007:119-126. 被引量:1
  • 5Yan J Z and Chu Chris.DeFer:deferred decision making enabled fixed-outline floorplanning algorithm[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2010,29(3):367-381. 被引量:1
  • 6He Ou,Dong She-qin,and Bian Ji-nian.A novel fixed-outline floorplanner with zero deadspace for hierarchical design[C].IEEE/ACM International Conference on Computer-Aided Design,San Jose,California,USA,2008:16-23. 被引量:1
  • 7Lin Jai-ming and Hung Zhi-xiong.SKB-Tree:a fixed-outline driven representation for modern floorplanning problems[J].IEEE Transactions on Very Large Scale Integration(VLSI)Systems,2012,20(3):473-484. 被引量:1
  • 8Zhan Yong,Feng Yan,and Sapatnekar S S.A fixed-die floorplanning algorithm using an analytical approach[C].llth Asia and South Pacific Design Automation Conference,Yokohama,Japan,2006:771-776. 被引量:1
  • 9Cong Jason,Romesis Michail,and Shinnerl Joseph R.Fast floorplanning by look-ahead enabled recursive bipartition[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006,25(9):1719-1732. 被引量:1
  • 10Hoo Chyi-shiang,Jeevan Kanesan,Antipathy Velappa,et al.PPTP:Pre-Post Terminal Propagation in modern fixed-outline soft module VLSI floorplanning design[C].Proceedings of the 10th IEEE International Conference on Semiconductor Electronics,Kuala Lumpur,Wilayah Persekutuan,Malaysia,2012:448-452. 被引量:1

二级参考文献23

  • 1张博,李毅.一种改进的VLSI电路有效布局算法[J].计算机工程与应用,2007,43(13):243-245. 被引量:3
  • 2黄钢.[D].北京: 清华大学,1999. 被引量:1
  • 3Hong Xianlong, Huang Gang, Cai Yici, et al. Corner block list: An effective and efficient topological representation of non-slicing floorplan[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 2000. 8~12 被引量:1
  • 4Guo P N, Cheng C K. An o-tree representation of non-slicing floorplan and its applications[A]. In: Proceedings of the 36th Conference on Design Automation, New Orleans, 1999. 268~273 被引量:1
  • 5Guo Peining, Toshihiko Takahashi, Cheng Chungkuan, et al. Floorplanning using a tree representation[J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2001, 20(2): 281~289 被引量:1
  • 6Chang Y -C, Chang Y -W, G -M, et al. B*-trees: A new representation for non slicing floorplans[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 2000. 458~463 被引量:1
  • 7Glover F. Tabu search-part I[J]. Operations Research Society of America Journal on Computing, 1989, 1(3): 190~206 被引量:1
  • 8Glover F. Tabu search-part II[J]. Operations Research Society of America Journal on Computing, 1990, 2(1): 4~32 被引量:1
  • 9Murata H, Fujiyoshi K, Nakatake S, et al. Rectangle packing-based module placement[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, 1995. 472~479 被引量:1
  • 10Murata H, Fujiyoshi K, Nakatake S, et al. VLSI module placement based on rectangle-packing by the sequence pair[J]. IEEE Transactions on Computer Aided Design, 1996, 15(12): 1518~1524 被引量:1

共引文献3

同被引文献16

  • 1Lee W P,Liu H Y,Chang Y W.Voltage-Island Partitioning and Floorplanning under Timing Constraints[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2009,28(5):690-702. 被引量:1
  • 2Chu Z F,Xia Y S,Wang L Y,et al.Efficient Nonrectangular Shaped Voltage Island Aware Floorplanning with Nonrandomized Searching Engine[J].Microelectronics Journal,2014,45(4):382-393. 被引量:1
  • 3Ma Q,Young E F Y.Multivoltage Floorplan Design[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2010,29(4):607-617. 被引量:1
  • 4Lin J M,Hung Z X.SKB-Tree:a Fixed-outline Driven Representation for Modern Floorplanning Problems[J].IEEE Transactions on Very Large Scale Integration Systems,2012,20(3):473-484. 被引量:1
  • 5Meng Z,Chen S,Huang L.Irregularly Shaped Voltage Islands Generation with Hazard and Heal Strategy[C]//Proceedings of the International Symposium on Quality Electronic Design.Piscataway:IEEE,2015:310-315. 被引量:1
  • 6Lin J M,Wu J H.F-FM:Fixed-outline Floorplanning Methodology for Mixed-size Modules Considering Voltage-island Constraint[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2014,33(11):1681-1692. 被引量:1
  • 7Mak W K,Jr Chen W.Voltage Island Generation under Performance Requirement for Soc Designs[C]//Proceedings of the Asia and South Pacific Design Automation Conference.Piscataway:IEEE Computer Society,2007:798-803. 被引量:1
  • 8Wang K,Dong S Q.Post-floorplanning Power Optimization for MSV-driven Application Specific NoC Design[C]//Proceedings of the IEEE International Symposium on Circuits and Systems.Piscataway:IEEE,2014:994-997. 被引量:1
  • 9Chen T C,Chang Y W.Modern Floorplanning Based on B*-tree and Fast Simulated Annealing[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,2006,25(4):637-650. 被引量:1
  • 10Senguptaa D,Veneris A,Wilton S,et al.Multi-objective Voltage Island Floorplanning Using Sequence Pair Representation[J].Sustainable Computing:Informatics and Systems,2012(2):58-72. 被引量:1

引证文献3

二级引证文献2

投稿分析

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部 意见反馈