期刊文献+

基于差错传播概率矩阵的时序电路软错误可靠性评估 预览 被引量:2

Reliability Estimation for Soft Error of Sequential Circuit Based on Error Propagation Probability Matrix
在线阅读 下载PDF
分享 导出
摘要 在深亚微米及纳米级集成电路设计过程中,电路的可靠性评估是非常重要的一个环节.该文提出了一种基于差错传播概率矩阵(Error Propagation Probability Matrix,EPPM)的时序电路软错误可靠性评估方法,即先将逻辑门和触发器在当前时钟周期对差错的传播概率用4种EPPM表示,再利用自定义的矩阵并积运算计算多周期情况下的差错传播概率,最后结合二项分布的特点计算时序电路的可靠度.用ISCAS’89基准电路为对象进行实验,结果表明所提方法是准确和有效的. Reliability estimation of logical circuit is becoming an important feature in the design process of deep submicron and nanoscale systems. In this paper, a reliability estimation method for soft error of sequential circuit based on EPPM is proposed. The error propagation probability of logic gates and flip-flops in current clock cycle is represented with four EPPMs, then the error propagation probability in multicycle is calculated by customized matrix union operation. Considering the characteristics of the binomial distribution, the reliability of sequential circuit is estimated. Experimental results on ISCAS'89 benchmark circuits show that our method is accurate and efficient.
作者 蔡烁 邝继顺 张亮 刘铁桥 王伟征 CAI Shuo,KUANG Ji-Shun,ZHANG Liang, LIU Tie-Qiao, WANG Wei-Zheng( 1.College of Computer Science and Electronic Engineering, Hunan University, Changsha 410082;2.School of Computer and Communication Engineering, Changsha University of Science and Technology, Changsha 410004)
出处 《计算机学报》 EI CSCD 北大核心 2015年第5期923-931,共9页 Chinese Journal of Computers
基金 国家自然科学基金(61303042,60773207,61472123) 湖南省教育厅科研基金(14C0028)资助
关键词 软错误 时序电路 差错传播概率矩阵 并积运算 二项分布 soft error sequential circuit error propagation probability matrix union operation binomial distribution
作者简介 蔡烁,男,1982年生,博士研究生,讲师,主要研究方向为电路可靠性评估、容错计算.E-mail:csustcs4002@163.com. 邝继顺,男,1959年生,博士,教授,博士生导师,中国计算机学会(CCF)会员,主要研究领域为容错计算、嵌入式系统. 张亮,男,1989年生,硕士研究生,中国计算机学会(CCF)会员,主要研究方向为容错计算、数字电路测试. 刘铁桥,男,1983年生,博士,中国计算机学会(CCF)会员,主要研究方向为容错计算、数字电路测试. 王伟征,男,1984年生,博士,讲师,主要研究方向为容错计算、低功耗测试.
  • 相关文献

参考文献17

  • 1Ziegler J F, Curtis H W, et al. IBM experiments in soft fails in computer electronics (1978-1994). IBM Journal of Research and Development, 1996, 40(1): 3-18. 被引量:1
  • 2Shivakumar P, Kistler M, Keckler S W, et al. Modeling the effect of technology trends on the soft error rate of combina- tional logic//Proceedings of the International Conference on Dependable Systems Networks. Washington, USA, 2002z 389-398. 被引量:1
  • 3Krishnaswamy S, Viamontes G F, Markov I L, et al. Accu- rate reliability evaluation and enhancement via probabilistic transfer matrices//Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. Munich, Germany, 2005:282-287. 被引量:1
  • 4Patel K N, Hayes J P, Markov I L. Evaluating circuit relia- bility under probabilistic gate-level fault models//Proceedings of the International Workshop on Logic and Synthesis. California, USA, 2003:59-64. 被引量:1
  • 5王真,江建慧,沈君华,史哲文.基于概率转移矩阵的电路可靠性并行计算方法[J].小型微型计算机系统,2008,29(2):357-360. 被引量:5
  • 6王真,江建慧.基于概率转移矩阵的串行电路可靠度计算方法[J].电子学报,2009,37(2):241-247. 被引量:18
  • 7Xiao Jie, Jiang Jian-Hui, Zhu Xu-Guang, et al. A method of gate-level circuit reliability estimation based on iterative PTM model//Proceedings of the 7th IEEE Pacific Rim Interna- tional Symposium on Dependable Computing (PRDC 2011 ). Pasadena, CA, USA, 2011, 276-277. 被引量:1
  • 8Seyyed Mahdavi S J, Mohammadi K. SCRAP: Sequential circuits reliability analysis program. Microelectronics Relia- bility, 2009, 49(8): 924-933. 被引量:1
  • 9Miskov-Zivanov N, Marculescu D. MARS-S, Modeling and reduction of soft errors in sequential circuits//Proceedings of the 8th International Symposium on Quality Electronic Design. San Jose, CA, USA, 2007:893-898. 被引量:1
  • 10Natasa M Z, Marculescu D. Modeling and optimization for soft-error reliability of sequential circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(5).. 803-816. 被引量:1

二级参考文献39

  • 1Kim J S, Nicopoulos C, Vijakrishnan N, et al. A probabilistic model for soft-error rate estimation in combinational logic[A]. Proc. of the 1 st Int' l Workshop on Probabilistic Analysis Techniques for Real Time and Embedded Systems, Pisa[C]. New York: Elsevier, 2034.25 - 31. 被引量:1
  • 2Asadi G, Tahoori M B. An analytical approach for soft error rate estimation in digital circuits[ A]. IEEE Int. Symp. on Circuits and Systems, Kobe [ C ]. Hoboken: John Wiley & Sons, 2005.2991 - 2994. 被引量:1
  • 3Krishnaswamy S, Viamontes G F, Markov I L, et al. Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A]. Proc. of the Design, Automation and Test in Europe Conference and Exhibition, Munich[C ]. New York: ACM Society, 2005.282 - 287. 被引量:1
  • 4Parker K P and McCluskey E J. Probabilistic treatment of general combinational networks [J]. IEEE Trans on Computers, 1975,24(6) :668 - 670. 被引量:1
  • 5Parker K P and McCluskey E J. Analysis of logic circuits with faults using input signal probabilities[ J]. IEEE Trans on Computers, 1975,24(5) : 573 - 578. 被引量:1
  • 6Ogus R C. The probability of a correct output from a combinational circuit [ J ]. IEEE Trails on Computers, 1975,24 (5) : 534 - 544. 被引量:1
  • 7Zarandi H R, Miremadi S G, Ejlali A R. Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models[ A]. Proc. of the 18th IEEE Int'l Symp. on Defect and Fault-Tolerance in VLSI Systems, Boston[ C]. Washington De: IEEE Computer Society,2003.485 - 492. 被引量:1
  • 8Leveugle R., Cimonnet:D. ,Ammari A. System-Level Dependability Analysis with RT-Level Fault Injection Accuracy[ A]. 19th IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems, Cannes, France, 2004 [ C ]. Los Alamitos, California: IEEE Computer Society,2004.451 - 458. 被引量:1
  • 9Koren I. Signal reliability of combinational and sequential circuits[A].Proc.of the 7th Int'l Symp. on Fault-Tolerant Computing,Los Angeles[C]. Washington DC: IEEE Computer Society, 1977.162 - 167. 被引量:1
  • 10Kwek K H and Tohma Y. Signal reliability evaluation of self-checking circuits[A] .Proc. of the 10th Int'l Syrup. on Fault- Tolerant Computing, Kyoto[C]. Washington DC: IEEE Computer Society, 1980.257 - 262. 被引量:1

共引文献21

同被引文献25

  • 1WANG Zhen, LI Fang, and LU Fangfang. Survey on circuit soft error rate evaluation[J]. Journal of Shanghai University of Electric Power, 2015, 31(4): 369-375. doi: 10.3969/j.issn. 1006-4729.2015.04.013. 被引量:1
  • 2YAN Aibin, LIANG Huaguo, HUANG Zhengfeng, et al. Fault probability based SER analysis for combinational logic circuits[J]. Journal of Electronic Measurement and Instrumentation, 2015, 29(3): 343-351. doi: 10.13382/j.jemi. 2015.03.005. 被引量:1
  • 3HENKEL J, BAUER L, DUTT N, et al. Reliable on-chip systems in the nano-era: Lessons learnt and future trends[C]. 50th ACM/EDAC/IEEE Design Automation Conference, Austin, TX, USA, 2013: 1-10. doi: 10.1145/2463209.2488857. 被引量:1
  • 4CAI Shuo, KUANG Jishun, ZHANG Liang, et al. Reliability estimation for soft error of sequential circuit based on error propagation probability matrix[J]. Chinese Journal of Computer, 2015, 38(5): 923-931. doi: 10.3724/SP.J.1016. 2015.00923. 被引量:1
  • 5MAHATME N N, GASPARD N J, ASSIS T, et al. Impact of technology scaling on the combinational logic soft error rate[C]. IEEE International Reliability Physics Symposium, Waikoloa, HI, USA, 2014: 5F.2.1-5F.2.6. doi: 10.1109/IRPS. 2014. 6861093. 被引量:1
  • 6MOHANRAM K. Simulation of transients caused by single- event upsets in combinational logic[C]. IEEE International Test Conference, Austin, TX, USA, 2005: 973-981. doi: 10.1109/TEST. 2005.1584063. 被引量:1
  • 7WANG F, XIE Y, RAJARAMANT R, et al. Soft error rate analysis for combinational logic using an accurate electrical masking model[C]. 20th International Conference on VLSI Design, Bangalore, India, 2007: 165-170. doi: 10.1109/ VLSID.2007. 145. 被引量:1
  • 8MANSOUR W and VELAZCO R. An automated SEU fault-injection method and tool for HDL-based designs[J]. IEEE Transactions on Nuclear Science, 2013, 60(4): 2728-2733. doi: 10.1109/TNS.2013.2267097. 被引量:1
  • 9ENTRENA L, VALDERAS M G, CARDENAL R F, et al. Soft error sensitivity evaluation of mi-croprocessors by multilevel emulation-based fault injection[J]. IEEE Transactions on Computers, 2012, 61(3): 313-322. doi: 10.1109/TC.2010.262. 被引量:1
  • 10ZHANG Ming and SHANBHAG N R. Soft-error-rate- analysis (SERA) methodology[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(10): 2140-2155. doi: 10.1109/ICCAD.2004.1382553. 被引量:1

引证文献2

投稿分析

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部 意见反馈